

REMARKS

Claims 1-54 are pending. Claims 31-37 have been amended, notwithstanding the belief that these claims were allowable. Claims 38-54 have been added. No new matter has been added. Except as specifically admitted below, no claim elements have been narrowed. Rather, cosmetic amendments have been made to the claims and to broaden them in view of the cited art. Claims 31-37 have been amended solely for the purpose of expediting the patent application process, and the amendments were not necessary for patentability.

New Power of Attorney

A Statement of Ownership and Power of Attorney is enclosed. The prior power of attorney has been revoked. In conjunction with the undersigned taking responsibility for this Application, considerable effort has been made to overcome pre-existing informalities and shortcomings. Unfortunately, this results in some extra effort for the Examiner. The undersigned wishes to apologize for this, and has endeavored to attend to all details and relieve the Examiner of burdens wherever possible.

Voluntary Publication of Amended Application

This application was filed prior to November 29, 2000. Thus, in the ordinary course of business, it was not published.

Publication under 37 CFR § 1.221(a) is hereby requested. The publication fee under 37 CFR § 1.18(d) and the processing fee under 37 CFR § 1.17(i) are enclosed. Also enclosed are:

- A substitute specification (Tab 1)
- Formal drawings (Tab 2).
- A Supplemental Application Data Sheet (Tab 3).
- A marked-up copy of the original specification showing the changes made (Tab 4).

Requirement for Information – 37 CFR § 1.105

The Examiner required the “Applicant and the assignee of this application” to provide information under 37 CFR 1.105. Accordingly, an Information Disclosure Statement is filed herewith with published information regarding products and service which were released by the assignee (Ixia) prior to the filing date of the Application. The Examiner’s attention is also directed to the Declaration of David Schneider, who states that information relevant to the Examiner’s request first appeared in November, 1999. That date is about 6 months before this Application was filed.

To the extent that the Examiner has directed his requirement to the “Applicant,” the requirement is traversed. This Application has been assigned, and as set forth in the Statement of Ownership, the rights of the inventors have been foreclosed. Thus, the Examiner’s requirement has been treated as if it were solely directed to the assignee.

Oath/Declaration

The Examiner objected to the declaration. The Examiner recognized that the declaration is defective because it does not identify the mailing or post office address of each inventor.

To overcome this issue, and to address several other issues, a Supplemental Application Data Sheet (ADS) is enclosed under 37 CR 1.67(a)(3) (*see* Tab 3). The ADS lists all of the required inventor information. Furthermore, the ADS shows a new title for the Application, identifies the new attorneys of record, and requests early publication.

Drawings

The Application was filed with informal drawings. Formal drawings are enclosed at Tab 2.

Specification

The Examiner objected to the abstract of the disclosure because it was more than 150 words. This objection has been overcome in the substitute specification (*see* Tab 1). A marked-up copy of the abstract showing the revisions is also enclosed (*see* Tab 4).

Claim Rejections - 35 USC § 102

The Examiner rejected claims 1-33, 35 and 36 under 35 USC § 102(e) as anticipated by Fletcher (USP 6,321,264). This rejection is respectfully traversed. The Examiner is thanked for his detailed explanation for rejecting each claim.

Fletcher is directed to a system for measuring network performance, and performance of network-accessible applications. According to Fletcher, information about “request data packets” and “response data packets” is captured and stored, and statistics produced there from. In Fletcher, filters are used to select desired data packets for statistical analysis, and a set of rules are used to make the analysis. These rules include correlation rules, which are “defined to compare the destination and source addresses within request and response data packets as one method of establishing a correlation between request and response data packets.” Column 11, lines 20-27. Thus, the relationship between a request data packet and a response data packet is defined by whether they have some matching criteria.

According to the Examiner, Fletcher discloses “a first data packet comprising a first IP source address, a first IP destination address, a first TCP source port, a first TCP destination port, and a first time stamp indicating a first time when the first data packet was transmitted” as recited in claim 1. Yet, Fletcher nowhere discloses, teaches or suggests that a data packet may comprise a “TCP source port,” or a “TCP destination port.” In fact, Fletcher does not even use the term “port” at all.

In support of his assertion that Fletcher discloses each of the seven steps of claim 1, the Examiner did little more than copy the same string of citations seven times. The Examiner cited to Figures 3 [blocks 390, 395], 5 [block 525], 7 [block 730]; column 8, lines 1-63; column 10, lines 57-64; column 12, lines 24-47; column 13, lines 7-14; and column 14, lines 27-45.

None of these citations supports the anticipation rejection. Figure 3, block 390 shows a request data packet; block 395 shows a response data packet. Figure 5, block 525 shows correlation rules used for filtering data packets. Figure 7, block 730 shows a step of defining the correlation rules. Column 8, lines 1-63 discuss data packets, but say nothing about IP addresses, TCP ports or time stamps. Column 12, lines 24-47 discloses that separate time stamps are applied to request data packets and response data packets at different points. Column 13, lines 7-14 recite that “an

application response time” is computed using the time-stamps of each correlated data packet, by computing the difference between the time the request data packet was transmitted and the time that the correlated response data packet was received. Column 14, lines 27-45 disclose the use of protocol “heartbeat” data packets to determine network latency, since there is no application response time.

Nowhere does Fletcher disclose, teach or suggest the step of “inserting the first time stamp as a second time stamp in the second data packet.” Indeed, Fletcher teaches away from this step. Fletcher teaches, “In the present embodiment, each request data packet 390 and response data packet 395 includes time-stamps corresponding to the time when it was transmitted and received by a computer system.” *See* Fletcher at column 9, lines 45-48. In contrast, in claim 1, the “second data packet” has “the first time stamp as a second time stamp.”

Furthermore, since Fletcher nowhere discloses, teaches or suggests TCP ports, it comes as no surprise that Fletcher does not disclose, teach or suggest the steps of “inserting the first TCP destination port as a second TCP source port in the second data packet;” or “inserting the first TCP source port as a second TCP destination port in the second data packet.”

Likewise, while Fletcher has some disclosure of IP addresses, Fletcher does not disclose, teach or suggest the steps of “inserting the first IP destination address as a second IP source address in a second data packet;” or “inserting the first IP source address as a second IP destination address in the second data packet.” Rather, Fletcher teaches that two data packets may be correlated by matching the source address of the request data packet with the destination address of the response data packet: “For example, in a Transmission Control Protocol (TCP) session, one correlation matches the source Internet Protocol (IP) address in the request channel to the destination IP address in the response channel.” *See* Fletcher at column 10, lines 60-64.

As can be seen, Fletcher falls well short of anticipating the invention of claim 1. Thus, the rejection of claim 1 should be withdrawn.

Claim 2, dependent upon claim 1, recites three steps. The Examiner correctly recognized that Fletcher discloses the first two steps: “transmitting the first data packet at the first time;” and receiving the second data packet at a second time.” However, Fletcher does not disclose, teach or suggest the third step, “determining a difference between the first time in the second time stamp and the second time to establish the time delay for the round-trip transmission of data.” Fletcher stores in memory the time that the request data packet is sent, and then compares this to the time that the response data packet is received. Because Fletcher’s response data packet lacks the time stamp from the request data packet, Fletcher cannot perform the third step of claim 2. Accordingly, claim 2 is allowable and the rejection of claim 2 should be withdrawn.

Claim 3, dependent upon claim 1, recites two “validation” steps. Fletcher performs neither of these validations, and the Examiner has cited to nothing in Fletcher which does. In fact, Fletcher nowhere even uses the word “validate” in any form or tense. The Examiner relied upon Fletcher’s disclosure of correlation rules. As explained above, these rules have a different purpose than that claimed. Furthermore, claim 3 recites TCP ports, which Fletcher does not disclose. Claims 7-10, 22 and 30 also recite various aspects of validation. Accordingly, claims 3, 7-10, 22 and 30 are allowable and the rejection of claims 3, 7-10, 22 and 30 should be withdrawn.

In claims 4-30, the Examiner makes additional rejections in which his asserted citations fail. The Examiner has not quoted any portion of Fletcher in support of these rejections, and they clearly do not show the claimed limitations. For example, in claims 4-7, 12, 15, 17, 18, 22, 23, 25 and 28 certain steps are said to be performed while other steps are being performed. As another example, claims 7-11, 13, 22 and 24 recite a “checksum.” As a third example, claims 16-22 and 24 recite “TCP flags.” Fletcher has no disclosure, teaching or suggestion of any of these features. It is an unfair burden to require a point-by-point refutation. The Examiner should either point out the basis for his rejection with particularity, or withdraw the rejections. Clearly, however, claim 4-30 are allowable and the rejection of claims 4-30 should be withdrawn.

In rejecting claims 7-11 and 16-22 the Examiner argues that Fletcher inherently discloses some of the claimed features. Yet, the Examiner has not followed the strictures of MPEP 2112,

which states that a feature is only inherent when it must be present, not merely when it is compatible. It is the Examiner's burden to show inherency – yet the Examiner has merely set forth a conclusion. MPEP 2112 cannot be clearer on this point: “EXAMINER MUST PROVIDE RATIONALE OR EVIDENCE TENDING TO SHOW INHERENCY.” “In relying upon the theory of inherency, the examiner must provide a basis in fact and/or technical reasoning to reasonably support the determination that the allegedly inherent characteristic necessarily flows from the teachings of the applied prior art.” *Id.* Perhaps the Examiner has confused inherency with obviousness. Alas, the Examiner's proposed combination would not render claims 7-11 and 16-22 obvious, either.

Claim 31 is also independent, and is directed to “An electronic apparatus for determining a time delay for a round-trip transmission of data.” Claim 31 has been amended to include similar limitations argued above with respect to claim 1. Accordingly, claim 31 is now allowable and the rejection of claim 31 should be withdrawn.

Claims 32-37 depend upon claim 31 and are allowable for the same reasons discussed above.

Claim Rejections - 35 USC § 103

The Examiner rejected claims 34 and 37 under 35 USC § 103 as obvious from Fletcher in view of Shah et al. (USP 6,446,121). This rejection is respectfully traversed. In view of the amendments to claims 34 and 37, this rejection is moot.

Claim Objections

The Examiner objected to claim 32 under 37 CFR 1.75(c) as being of improper dependent form for failing to further limit the subject matter of a previous claim. This objection is respectfully traversed. In view of the amendments to claim 32, the Examiner's objects is moot.

Conclusion

It is submitted, however, that the independent and dependant claims include other significant and substantial recitations which are not disclosed in the cited references. Thus, the claims are also patentable for additional reasons. However, for economy, the additional grounds for patentability are not set forth here.

In view of all of the above, it is respectfully submitted that the present application is now in condition for allowance. Reconsideration and reexamination are respectfully requested and allowance at an early date is solicited.

The Examiner is invited to call the undersigned attorney to answer any questions or to discuss steps necessary for placing the application in condition for allowance.

Respectfully submitted,

Date: July 23, 2003


Steven C. Sereboff, Reg. No. 37,035

SoCal IP Law Group
310 N. Westlake Blvd., Suite 120
Westlake Village, CA 91362
Telephone: 805/230-1350
Facsimile: 805/230-1355
email: info@socalip.com



METHOD OF DETERMINING ROUND-TRIP TIME DELAY

**FOR ~~ROUND-TRIP~~ TRANSMISSION OF DATA AND
ELECTRONIC APPARATUS THEREFOR**

RECEIVED

JUL 31 2003

Technology Center 2100

NOTICE OF COPYRIGHTS AND TRADE DRESS

[0001] A portion of the disclosure of this patent document contains material which is subject to copyright protection. This patent document may show and/or describe matter which is or may become trade dress of the owner. The copyright and trade dress owner has no objection to the facsimile reproduction by any one of the patent disclosure as it appears in the Patent and Trademark Office patent files or records, but otherwise reserves all copyright and trade dress rights whatsoever.

Related-RELATED APPLICATION INFORMATION

[0002] This application is related to Application No. 09/591,092 filed 06/09/2000 entitled "Method of Determining Real-Time Latency and Apparatus Therefor," which is incorporated herein by reference.

~~Related subject matter is disclosed in United States patent application number 09/XXX,XXX filed XXXXX XX, 2000, assigned to the same assignee, having an attorney docket number of 115146, and hereby incorporated by reference.~~

BACKGROUND OF THE INVENTION

Field of the Invention

[0003] This invention relates, in general, to data transmission, and more particularly, to methods of determine time delay for a round-trip transmission of data and apparatuses therefor.

5

~~Background of the Invention~~

Description Of Related Art

[0004] A user accessing a computer server across a computer network must transmit data across the computer network from the user's computer to the computer server and must also
10 receive data across the computer network from the computer server to the user's computer. Therefore, the user requires fast data transmission rates across the computer network and requires, in particular, fast round-trip data transmission across the computer network. However, as computer networks continuously grow in size and complexity, the data transmission rates associated with the larger and more complex computer networks may decrease. Accordingly, a
15 need exists for a method of determining a time delay for the round-trip transmission of data and an apparatus therefor.

Summary of the Invention **DESCRIPTION OF THE DRAWINGS**

In accordance with the principles of the invention, an embodiment of a method of determining a time delay for a round-trip transmission of data comprises receiving a first data packet comprising a first IP source address, a first IP destination address, a first TCP source port, a first TCP destination port, and a first time stamp indicating a first time when the first data packet was transmitted. The method continues by inserting the first IP destination address as a second IP source address in a second data packet and by inserting the first IP source address as a second IP destination address in the second data packet. Next, the method proceeds by inserting the first TCP destination port as a second TCP source port in the second data packet and by inserting the first TCP source port as a second TCP destination port in the second data packet. Then, the method continues by inserting the first time stamp as a second time stamp in the second data packet and by transmitting the second data packet.

Further, in accordance with the principles of the invention, an embodiment of an electronic apparatus for determining a time delay for a round-trip transmission of data comprises a data reception portion, an input memory portion coupled to the data reception portion, a data validity portion coupled to the data reception portion, and a first memory and data transfer management portion coupled to the input memory portion and the data validity portion. The electronic apparatus further comprises a second memory and data transfer management portion coupled to the first memory and data transfer management portion, an output memory portion coupled to the input memory portion and the second memory and data transfer management portion, and a data pattern management portion coupled to the second memory and data transfer management portion. The electronic apparatus additionally comprises a header format portion

~~coupled to the output memory portion and a data transmission portion coupled to the header format portion and the data pattern management portion.~~

Brief Description of the Drawing

5 [0005] The invention will be better understood from a reading of the following detailed description, taken in conjunction with the accompanying drawing figures in which:

[0006] FIG. 1 illustrates a block diagram of an electronic apparatus for determining a time delay of a round-trip transmission of data in accordance with an embodiment of the invention;

10 [0007] FIG. 2 illustrates a flow chart for a method of determining a time delay for a round-trip transmission of data in accordance with an embodiment of the invention; and

[0008] FIGs. 3 through 6 illustrate flow charts of detailed portions of the method of FIG. 2 in accordance with an embodiment of the invention.

15 [0009] For simplicity and clarity of illustration, the same reference numerals in different figures denote the same elements, and descriptions and details of well-known features and techniques are omitted to avoid unnecessarily obscuring the invention.

20 [0010] Furthermore, the terms first, second, third, fourth, and the like in the description and in the claims, if any, are used for distinguishing between similar elements and not necessarily for describing a sequential or chronological order. However, it is understood that the embodiments of the invention described herein are capable of operation in other sequences than described or illustrated herein. It is further understood that the terms so used are interchangeable under appropriate circumstances.

Detailed Description

THIS PAGE BLANK (USPTO)

DETAILED DESCRIPTION OF THE INVENTION

[0011] FIG. 1 illustrates a block diagram of an electronic device or apparatus 100 for determining a time delay of a round-trip transmission of data. Electronic apparatus 100 comprises an incoming data portion and an outgoing data portion. The incoming data portion includes a data reception portion 110, an input memory portion 115, a data validity portion 120, and, a first memory and data transfer management portion 125. Input memory portion 115 and data validity portion 120 are both coupled to data reception portion 110. Memory and data transfer management portion 125 is coupled to both of input memory portion 115 and data validity portion 120.

[0012] The outgoing data portion of electronic apparatus 100 comprises a second memory and data transfer management portion 150, an output memory portion 155, a data pattern management portion 160, a header format portion 165, and a data transmission portion 170. Memory and data transfer management portion 150 is coupled to memory and data transfer management portion 125. Output memory portion 155 is coupled to both of input memory portion 115 and memory and data transfer management portion 150. Data pattern management portion 160 is coupled to memory and data transfer management portion 150 and data transmission portion 170. Header format portion 165 is coupled to output memory portion 155, and data transmission portion 170 is coupled to header format portion 165.

[0013] In the preferred embodiment, the incoming and outgoing data portions of electronic apparatus 100 are formed within a single field-programmable gate array (FPGA), as indicated by a dashed line 105. For example, memory portions 115, 155, memory and data transfer management portions 125, 150, data validity portion 120, data reception portion 110, data

transmission portion 170, header format portion 165, and data pattern management portion 160 can be located within the single FPGA.

[0014] Electronic apparatus 100 further comprises a data pattern memory portion 190 coupling data pattern management portion 160 to data transmission portion 170. In the preferred embodiment, data pattern memory portion 190 is not included in the FPGA. Instead, data pattern memory portion 190 is preferably a separate dynamic random access memory (DRAM).

[0015] As a brief overview of the operation of electronic apparatus 100, data reception portion 110 receives an incoming data packet or frame, and data validity portion 120 validates the incoming data packet. Input memory portion 115 receives a portion of the incoming data packet from data reception portion 110, and input memory portion 115 stores the portion of the incoming data packet. The portion of the incoming data packet comprises, among other items, an Internet Protocol (IP) source address, an IP destination address, a Transport Control Protocol (TCP) source port, a TCP destination port, and a time stamp. Memory and data transfer management portions 125, 150 interact or cooperate to manage a transfer of the stored portions of the incoming data packet from input memory portion 115 to output memory portion 155. Output memory portion 155 receives the portion of the incoming data packet from input memory portion 115, and output memory portion 155 stores the portion of the incoming data packet. Header format portion 165 takes the portion of the incoming data packet and inserts it into an outgoing data packet transmitted out of electronic apparatus 100 through data transmission portion 170. Data pattern management portion 160 manages an insertion of a data pattern from data pattern memory portion 190 into the outgoing data packet from data transmission portion

170. The operation of electronic apparatus 100 is described in more detail with reference to FIGs. 2 through 6.

[0016] FIG. 2 illustrates a flowchart for a method 200 of determining a time delay for a round-trip transmission data. A first electronic device or apparatus transmits a first data packet at a first time where the first electronic apparatus has a first IP source address and a first TCP source port. In the preferred embodiment, the first data packet comprises the first IP source address, a first IP destination address, a first IP checksum, the first TCP source port, a first TCP destination port, a first set of six TCP flags, a first TCP checksum, a first data pattern, a first time stamp indicating the first time when the first data packet was transmitted from the first electronic apparatus, and a first Checklist Redundancy Check (CRC) checksum. A second electronic device or apparatus, such as electronic apparatus 100 of FIG. 1 waits for the first data packet. The second electronic apparatus has the first IP destination address and the first TCP destination port.

[0017] At a step 205 of method 200 in FIG. 2, the second electronic apparatus begins to receive the first data packet transmitted from the first electronic apparatus. Upon beginning to receive the first data packet, the second electronic apparatus checks a status of a first memory portion within the second electronic apparatus. As an example, referring back to FIG. 1, as data reception portion 110 begins to receive the first data packet, memory and data transfer management portion 125 checks the status of input memory portion 115. If the status of input memory portion 115 is full, then method 200 (FIG. 2) terminates or starts over by waiting for a new data packet and begins receiving the new data packet at step 205 (FIG. 2). However, if the status of input memory portion 115 is empty or if input memory portion 115 has enough empty

memory to store desired portions of the first data packet, then data reception portion 110 begins identifying different portions of the first data packet while receiving the first data packet. In the preferred embodiment, input memory portion 115 is large enough to store the desired portions of two data packets. Electronic apparatus 100 stores the identified portions of the first data packet within input memory portion 115 while receiving the first data packet. Data validity portion 120 validates the different portions of the first data packet while electronic apparatus 100 receives the different portions of the first data packet.

[0018] Returning to FIG. 2, step 205 of method 200 also begins the calculation of a CRC checksum for the first data packet. This calculation begins with the first byte of data of the first data packet and preferably starts upon receiving the first byte of data of the first data packet. Next, steps 210, 215, and 220 of method 200 briefly describe the identifying, storing, and validating steps described in the previous paragraph. At step 210, the second electronic apparatus identifies, stores, and validates portions of an IP header of the first data packet, and at a step 215, the second electronic apparatus identifies, stores, and validates portions of a TCP header of the first data packet. At step 220, the second electronic apparatus identifies and stores the time stamp of the first data packet. Steps 210 and 215 are described in more detailed hereinafter with respect to FIGs. 3 and 4, respectively.

[0019] At a step 225 of method 200, the second electronic apparatus stops receiving the first data packet. Then, at a step 230, the second electronic apparatus validates the entire first data packet based on a CRC checksum match. As an example, the second electronic apparatus can perform step 230 by comparing the calculated and received CRC checksums. If the calculated and received CRC checksums are not equal to each other, then method 200 terminates or starts

over by waiting for a new data packet and begins receiving the new data packet at step 205. However, if the calculated and received CRC checksums are equal to each other, then method 200 continues such that the second electronic apparatus sets or changes the status of the first memory portion storing the portions of the first data packet from empty to full.

5 | [0020] Then, the second electronic apparatus checks a status of a second memory portion within the second electronic apparatus. If the status of the second memory portion is full, then the second electronic apparatus waits until at least a portion of the second memory portion is free, is empty, or otherwise becomes available. This portion of the second memory portion needs to be large enough to store the portions of the first data packet currently stored in the first memory
10 | portion. After the portion of the second memory becomes available, the second electronic apparatus transfers the stored portions of the first data packet from the first memory portion to the second memory portion. Then, the second electronic apparatus sets or changes the status of the second memory portion from empty to full, and the second electronic apparatus also sets or changes the status of the first memory portion from full to empty. As an example, referring back
15 | to FIG. 1, memory and data transfer management portions 125, 150 cooperate or interact to transfer the stored portions of the first data packet from input memory portion 115 to output memory portion 155. In the preferred embodiment, steps 210, 215, and 220 in FIG. 2 are performed in real-time while simultaneously receiving the first data packet.

| [0021] Returning to FIG. 2, method 200 continues at a step 235 where the second electronic
20 | apparatus begins transmitting a second data packet back to the first electronic apparatus. Step 235 of method 200 also begins the calculation of a CRC checksum for the second data packet. This calculation begins with the first byte of data of the second data packet. At a step 240, the

second electronic apparatus inserts the stored portions of the IP header of the first data packet into an IP header of the second data packet, and at a step 245, the second electronic apparatus inserts the stored portions of the TCP header of the first data packet into a TCP header of the second data packet. As an example, header format portion 165 (FIG. 1), output memory portion 155 (FIG. 1), and data transmission portion 170 (FIG. 1) can perform steps 240 and 245 in FIG. 2. Steps 240 and 245 are described in more detailed hereinafter with respect to FIGs. 5 and 6, respectively.

[0022] Returning back to FIG. 2, at a step 250 of method 200, the second electronic apparatus sends or transmits a second data pattern as part of the second data packet. The second data pattern of the second data packet can be the same as or different from the first data pattern in the first data packet. As an example, data pattern management portion 160 (FIG. 1), data pattern memory portion 190 (FIG. 1), and data transmission portion 170 (FIG. 1) can perform step 250.

[0023] Subsequently, at a step 255 of method 200, the second electronic apparatus inserts the first time stamp of the first data packet stored in the second memory portion as a second time stamp in the second data packet. Next, at a step 260, the second electronic apparatus inserts a validity check for the second data packet into the second data packet. As an example, the validity check is a second CRC checksum that is different from the first CRC checksum of the first data packet. In the preferred embodiment, header format portion 165 (FIG. 1), output memory portion 155 (FIG. 1), and data transmission portion 170 (FIG. 1) perform steps 255 and 260. Subsequently, at a step 265 of method 200, the second electronic apparatus stops transmitting the second data packet. In the preferred embodiment, steps 240, 245, 250, 255, and 260 are performed in real-time while simultaneously transmitting the second data packet.

[0024] Next, the first electronic apparatus receives the second data packet at a second time.

This second time occurs after the first time at which the first electronic apparatus originally transmitted the first data packet to the second electronic apparatus. The first electronic apparatus determines the time delay for the round-trip transmission of data from the first electronic apparatus to the second electronic apparatus and back to the first electronic apparatus by subtracting the time indicated by the second time stamp in the second data packet from the second time. As indicated earlier at step 255, the second time stamp in the second data packet contains the first time at which the first electronic apparatus transmitted the first data packet.

[0025] FIG. 3 illustrates a flowchart of substeps within step 210 of FIG. 2. At a step 310 in FIG. 3, the second electronic apparatus identifies a beginning of the IP header in the first data packet, and at a step 320, the second electronic apparatus begins calculating an IP checksum for the first data packet. At a step 330, the second electronic apparatus identifies an IP source address within the IP header of the first data packet, and at a step 340, the second electronic apparatus stores the first IP source address. Then, at a step 350, the second electronic apparatus identifies an IP destination address in the IP header of the first data packet, and at a step 360, the second electronic apparatus stores the IP destination address. Next, at a step 370, the second electronic apparatus identifies an end of the IP header, and, at a step 380, the second electronic apparatus validates the IP header data of the first data packet based on an IP checksum match.

[0026] To perform step 380, the second electronic apparatus finishes calculating the IP checksum for the first data packet and compares the calculated IP checksum to the received IP checksum of the first data packet. If the calculated and received IP checksums are equal to each other, then the IP checksum of the first data packet is valid, and method 200 (FIG. 2) continues

with step 215 (FIG. 2). However, if the calculated and received IP checksums are not equal to each other, then method 200 (FIG. 2) terminates or starts over, and the second electronic apparatus waits for another data packet and begins receiving the other data packet at step 205 (FIG. 2). In the preferred embodiment, steps 310, 320, 330, 340, 350, 360, 370, and 380 are performed in real-time while simultaneously receiving the first data packet. Also in the preferred embodiment, the second electronic apparatus identifies and stores the IP source and destination addresses before validating the IP header data.

[0027] FIG. 4 illustrates a flowchart of the substeps within step 215 of FIG. 2. At a step 410 of FIG. 4, the second electronic apparatus identifies a beginning of the TCP header in the first data packet. Then, at a step 415, the second electronic apparatus begins to calculate a TCP checksum for the first data packet. Next, at a step 420, the second electronic apparatus identifies a TCP source port in the TCP header of the first data packet, and at a step 430, the second electronic apparatus stores the TCP source port. At a step 440, the second electronic apparatus identifies a TCP destination port in the TCP header of the first data packet, and at a step 450, the second electronic apparatus stores the TCP destination port. Then, at a step 460, the second electronic apparatus identifies the TCP flags in the TCP header of the first data packet, and at a step 470, the second electronic apparatus stores at least a portion of the TCP flags. In the preferred embodiment, the second electronic apparatus receives six TCP flags in the first data packet, but stores only two of the six TCP flags. In particular, the second electronic apparatus stores the TCP flags identified as a final (FIN) flag and a synchronous (SYN) flag. Next, at a step 480, the second electronic apparatus identifies an end of the TCP data, and at a step 490, the

second electronic apparatus validates the TCP data, including the TCP header, in the first data packet based on a TCP checksum match.

[0028] As an example, the second electronic apparatus can perform step 490 by comparing the calculated and received TCP checksums. If the calculated and received TCP checksums are equal to each other, then method 200 (FIG. 2) continues with step 220 (FIG. 2). However, if the calculated and received checksums are not equal to each other, then method 200 (FIG. 2) terminates or starts over, and the second electronic apparatus waits to receive another data packet and begins receiving the new data packet at step 205 (FIG. 2). Also in the preferred embodiment, the second electronic apparatus performs steps 410, 420, 430, 440, 450, 460, 470, 480, and 490 in real-time while simultaneously receiving the first data packet. Furthermore, the second electronic apparatus preferably identifies and stores the TCP source and destination ports and the TCP flags before validating the TCP data.

[0029] FIG. 5 illustrates a flowchart of the substeps in step 240 of FIG. 2. At a step 510 of FIG. 6, the second electronic apparatus counts an IP header offset, and at a step 520, the second electronic apparatus calculates a second IP checksum for the second data packet. Step 520 can be performed at this time because the portions of the IP header used to calculate IP checksum are already known and stored in the second memory portion. Next, at a step 530, the second electronic apparatus adds an IP checksum offset to the IP header offset, and at a step 540, the second electronic apparatus inserts the calculated IP checksum into the second data packet. Next, at a step 550, the second electronic apparatus adds an IP source address offset to the previous offset sum, and then the second electronic apparatus uses the first IP destination address of the first data packet stored in the second memory portion. In particular, at a step 560, the

second electronic apparatus inserts the first IP destination address as a second IP source address in the second data packet.

[0030] Then, at a step 570, the second electronic apparatus adds an IP destination address offset to the previous offset sum, and then the second electronic apparatus uses the first IP source address of the first data packet stored in the second memory portion. In particular, at a step 580, the second electronic apparatus inserts the first IP source address as a second IP destination address in the second data packet. In the preferred embodiment, the second electronic apparatus performs steps 520, 530, and 540 before steps 550, 560, 570, and 580. Also in the preferred embodiment, the second electronic apparatus performs steps 510, 520, 530, 540, 550, 560, 570, and 580 in real-time while simultaneously transmitting the second data packet.

[0031] FIG. 6 illustrates a flowchart of the substeps of step 245 in FIG. 2. At a step 610 in FIG. 6, the second electronic apparatus counts a TCP header offset, and at a step 620, the second electronic apparatus adds a TCP source port offset to the TCP header offset. Then, the second electronic apparatus uses the first TCP destination port of the first data packet stored in the second memory portion. In particular, at a step 630, the second electronic apparatus inserts the first TCP destination port as a second TCP source port in the second data packet. Next, at a step 640, the second electronic apparatus adds a TCP destination port offset to the previous offset sum, and then the second electronic apparatus uses the first TCP source port of the first data packet stored in the second memory portion. In particular, at a step 650, the second electronic apparatus inserts the first TCP source port as a second TCP destination port in the second data packet.

[0032] Subsequently, at a step 660, the second electronic apparatus adds a TCP flag offset to the previous offset sum, and then the second electronic apparatus uses the two TCP flags of the first data packet stored in the second memory portion. In particular, at a step 670, the second electronic apparatus inserts the FIN flag and the SYN flag as a portion of the second TCP flags into the second data packet. The second electronic apparatus also inserts four other TCP flags, for a total of six TCP flags, into the second data packet. In particular, the second electronic apparatus inserts a TCP flag identified as an acknowledgment (ACK) flag where the ACK flag has a value of one. The second electronic apparatus also inserts three other TCP flags, each having a value of zero.

[0033] Then, at a step 680, the second electronic apparatus adds a TCP checksum offset to the previous offset sum, and at a step 690, the second electronic apparatus calculates and inserts the second TCP checksum into the second data packet. In the preferred embodiment, the second electronic apparatus component begins and finishes calculating the second TCP checksum after step 680. Also in the preferred embodiment, the second electronic apparatus performs steps 610, 620, 630, 640, 650, 660, and 670 before steps 680 and 690. Furthermore, the second electronic apparatus preferably performs steps 610, 620, 630, 640, 650, 660, 670, 680, and 690 in real-time while simultaneously transmitting the second data packet.

[0034] Therefore, an improved method of determining a time delay for the round-trip transmission of data and an apparatus therefor are provided to overcome the disadvantages of the prior art. The method and apparatus enable the detection of an increase or decrease in the time delay for the round-trip transmission of data across a computer network.

100351 Although the invention has been described with reference to specific embodiments, it will be understood by those skilled in the art that various changes may be made without departing from the spirit or scope of the invention. For instance, the numerous details set forth herein such as, for example, the specific sequence of steps are provided to facilitate the understanding of the invention and are not provided to limit the scope of the invention. Furthermore, the method described herein is not limited to the round-trip transmission of data between two electronic devices. Instead, the method can be modified and applied to the round-trip or non-round-trip transmission of data between three or more electronic devices. Accordingly, the disclosure of embodiments of the invention is intended to be illustrative of the scope of the invention and is not intended to be limiting. It is intended that the scope of the invention shall be limited only to the extent required by the appended claims.

THIS PAGE BLANK (USPTO)

1 **CLAIMS**

2 It is claimed:

3 1. ———_A method of determining a time delay for a round-trip transmission of data comprising:

4 receiving a first data packet comprising a first IP source address, a first IP destination
5 address, a first TCP source port, a first TCP destination port, and a first time stamp indicating a
6 first time when the first data packet was transmitted;

7 inserting the first IP destination address as a second IP source address in a second data
8 packet;

9 inserting the first IP source address as a second IP destination address in the second data
10 packet;

11 inserting the first TCP destination port as a second TCP source port in the second data
12 packet;

13 inserting the first TCP source port as a second TCP destination port in the second data
14 packet;

15 inserting the first time stamp as a second time stamp in the second data packet; and
16 transmitting the second data packet.

17 2. ———_The method of claim 1 further comprising:

18 transmitting the first data packet at the first time;

19 receiving the second data packet at a second time; and

1 determining a difference between the first time in the second time stamp and the second
2 time to establish the time delay for the round-trip transmission of data.

3 3.——_The method of ~~claim~~ 1 further comprising:

4 validating the first IP destination address while receiving the first data packet, before
5 inserting the first IP destination address, before inserting the first IP source address, before
6 inserting the first TCP destination port, before inserting the first TCP source port, and before
7 transmitting the second data packet; and

8 validating the first TCP destination port while receiving the first data packet, before
9 inserting the first IP destination address, before inserting the first IP source address, before
10 inserting the first TCP destination port, before inserting the first TCP source port, and before
11 transmitting the second data packet.

12 4.——_The method of ~~claim~~ 1 wherein:

13 inserting the first IP destination address occurs while transmitting the second data packet;
14 and

15 inserting the first IP source address occurs while transmitting the second data packet.

16 5.——_The method of ~~claim~~ 1 wherein:

17 inserting the first TCP destination port occurs while transmitting the second data packet;
18 and

19 inserting the first TCP source port occurs while transmitting the second data packet.

1 6. ———_The method of ~~claim~~ 1 wherein:

2 inserting the first time stamp occurs while transmitting the second data packet.

3 7. ———_The method of ~~claim~~ 1 further comprising:

4 providing the first data packet to further comprise a first IP checksum, a first TCP
5 checksum, and a first CRC checksum;

6 validating the first IP checksum while receiving the first data packet;

7 validating the first TCP checksum while receiving the first data packet; and

8 validating the first CRC checksum.

9 8. ———_The method of ~~claim~~ 7 further comprising:

10 storing the first IP source address and the first IP destination address before validating the
11 first IP checksum; and

12 storing the first TCP source port and the first TCP destination port after validating the
13 first IP checksum and before validating the first TCP checksum.

14 9. ———_The method of ~~claim~~ 7 wherein:

15 validating the first TCP checksum occurs after validating the first IP checksum and before
16 validating the first CRC checksum.

1 10. —_The method of ~~claim~~ 7 wherein:

2 validating the first CRC checksum occurs after receiving the first data packet.

3 11. —_The method of ~~claim~~ 7 further comprising:

4 determining a second IP checksum for the second data packet;

5 inserting the second IP checksum into the second data packet while transmitting the
6 second data packet;

7 determining a second TCP checksum for the second data packet; and

8 inserting the second TCP checksum into the second data packet while transmitting the
9 second data packet.

10 12. —_The method of ~~claim~~ 11 wherein:

11 inserting the first IP destination address occurs while transmitting the second data packet;

12 inserting the first IP source address occurs while transmitting the second data packet;

13 inserting the first TCP destination port occurs while transmitting the second data packet;

14 inserting the first TCP source port occurs while transmitting the second data packet; and

15 inserting the first time stamp occurs while transmitting the second data packet.

16 13. —_The method of ~~claim~~ 11 wherein:

17 inserting the first IP destination address occurs after inserting the second IP checksum;

1 inserting the first IP source address occurs after inserting the first IP destination address;
2 inserting the first TCP destination port occurs after inserting the first IP source address;
3 and
4 inserting the first TCP source port occurs after inserting the first TCP destination port and
5 before inserting the second TCP checksum.

6 14.—_The method of ~~claim 1~~ further comprising:

7 providing the first data packet to further comprise a first data pattern; and
8 inserting a second data pattern into the second data packet.

9 15.—_The method of ~~claim 14~~ wherein:

10 inserting the second data pattern occurs while transmitting the second data packet.

11 16.—_The method of ~~claim 1~~ further comprising:

12 providing the first data packet to further comprise a first TCP flag; and
13 inserting the first TCP flag as a second TCP flag into the second data packet.

14 17.—_The method of ~~claim 16~~ further comprising:

15 validating the first TCP flag while receiving the first data packet, before inserting the first
16 IP destination address, before inserting the first IP source address, before inserting the first TCP

1 destination port, before inserting the first TCP source port, before transmitting the second data
2 packet, and before inserting the first TCP flag.

3 18.—_The method of ~~claim~~ 16 wherein:

4 inserting the second TCP flag occurs while transmitting the second data packet.

5 19.—_The method of ~~claim~~ 1 further comprising:

6 providing the first data packet to further comprise two TCP flags;

7 inserting the two TCP flags into the second data packet;

8 inserting an additional TCP flag into the second data packet, the additional TCP flag

9 having a value of one; and

10 inserting three additional TCP flags into the second data packet, the three additional TCP

11 flags each having a value of zero.

12 20.—_The method of ~~claim~~ 1 further comprising:

13 providing the first data packet to further comprising six TCP flags;

14 inserting two of the six TCP flags into the second data packet;

15 inserting an additional TCP flag into the second data packet, the additional TCP flag

16 having a value of one; and

17 inserting three additional TCP flags into the second data packet, the three additional TCP

18 flags each having a value of zero.

1 21. —_The method of ~~claim~~ 20 further comprising:

2 providing a FIN flag and a SYN flag for the two of the six TCP flags; and

3 providing an ACK flag for the additional TCP flag.

4 22. —_The method of ~~claim~~ 1 further comprising:

5 providing the first data packet to further comprise a first IP checksum, first TCP flags, a

6 first TCP checksum, and a first CRC checksum;

7 validating the first IP checksum while receiving the first data packet;

8 validating the first TCP checksum while receiving the first data packet;

9 validating the first CRC checksum after receiving the first data packet;

10 determining a second IP checksum for the second data packet;

11 inserting and the second IP checksum into the second data packet while transmitting the
12 second data packet;

13 inserting the first TCP flags as second TCP flags into the second data packet while
14 transmitting the second data packet;

15 determining a second TCP checksum for the second data packet;

16 inserting the second TCP checksum into the second data packet while transmitting the
17 second data packet;

18 determining a second CRC checksum for the second data packet; and

19 inserting the second CRC checksum into the second data packet while transmitting the
20 second data packet.

1 23.——_The method of ~~claim~~ 22 wherein:

2 inserting the first IP destination address occurs while transmitting the second data packet;

3 inserting the first IP source address occurs while transmitting the second data packet;

4 inserting the first TCP destination port occurs while transmitting the second data packet;

5 inserting the first TCP source port occurs while transmitting the second data packet; and

6 inserting the first time stamp occurs while transmitting the second data packet.

7 24.——_The method of ~~claim~~ 23 wherein:

8 inserting the first IP destination address occurs after inserting the second IP checksum;

9 inserting the first IP source address occurs after inserting the first IP destination address;

10 inserting the first TCP destination port occurs after inserting the first IP source address;

11 inserting the first TCP source port occurs after inserting the first TCP destination port;

12 inserting the first TCP flags occurs after inserting the first TCP source port;

13 inserting the second TCP checksum occurs after inserting the first TCP flags;

14 inserting the first time stamp occur after inserting the second TCP checksum; and

15 inserting the second CRC checksum occurs after inserting the first time stamp.

16 25.——_The method of ~~claim~~ 24 further comprising:

17 providing the first data packet to further comprise a first data pattern; and

18 inserting a second data pattern into the second data packet while transmitting the second

19 data packet.

1 26. —_The method of ~~claim~~ 25 further comprising:

2 transmitting the first data packet at the first time from a first electronic apparatus having
3 the first IP source address and the first TCP source port;

4 receiving the second data packet at a second time and at the first electronic apparatus
5 having the second IP destination address and the second TCP destination port; and

6 subtracting the first time in the second time stamp from the second time to determine the
7 time delay for the round-trip transmission of data,

8 wherein:

9 receiving the first data packet further comprises receiving the first data packet at a
10 second electronic apparatus having the first IP destination address and the first TCP destination
11 port; and

12 transmitting the second data packet further comprises transmitting the second data
13 packet from the second electronic apparatus having the second IP source address and the second
14 TCP source port.

15 27. —_The method of ~~claim~~ 22 wherein:

16 inserting the first IP destination address occurs after inserting the second IP checksum;

17 inserting the first IP source address occurs after inserting the first IP destination address;

18 inserting the first TCP destination port occurs after inserting the first IP source address;

19 inserting the first TCP source port occurs after inserting the first TCP destination port;

20 inserting the first TCP flags occurs after inserting the first TCP source port;

1 inserting the second TCP checksum occurs after inserting the first TCP flags;
2 inserting the first time stamp occur after inserting the second TCP checksum; and
3 inserting the second CRC checksum occurs after inserting the first time stamp.

4 28.—_The method of ~~claim~~ 22 further comprising:

5 providing the first data packet to further comprise a first data pattern; and
6 inserting a second data pattern into the second data packet while transmitting the second
7 data packet.

8 29.—_The method of ~~claim~~ 22 further comprising:

9 transmitting the first data packet at the first time from a first electronic apparatus having
10 the first IP source address and the first TCP source port;
11 receiving the second data packet at a second time and at the first electronic apparatus
12 having the second IP destination address and the second TCP destination port; and
13 subtracting the first time in the second time stamp from the second time to determine the
14 time delay for the round-trip transmission of data,

15 wherein:

16 receiving the first data packet further comprises receiving the first data packet at a
17 second electronic apparatus having the first IP destination address and the first TCP destination
18 port; and

transmitting the second data packet further comprises transmitting the second data packet from the second electronic apparatus having the second IP source address and the second TCP source port.

30.—_The method of ~~claim 1~~ further comprising:

- waiting for the first data packet;
- checking a status of a first memory portion;
- storing a portion of the first data packet if the first memory portion is available, the portion of the first memory portion comprising the first IP source address, the first IP destination address, the first TCP source port, and the first TCP destination port;
- checking a validity of the first data packet;
- setting the status of the first memory portion to full if the first data packet is valid;
- checking a status of a second memory portion;
- transferring the portion of the first data packet from the first memory portion to the second memory portion if the second memory portion is available and if the first data packet is valid;
- setting the status of the second memory portion to full; and
- setting the status of the first memory portion to empty.

31.—_An electronic apparatus for determining a time delay for a round-trip transmission of data comprising:

- ~~a data reception portion;~~

1 ~~an input memory portion coupled to the data reception portion;~~
2 ~~a data validity portion coupled to the data reception portion;~~
3 ~~a first memory and data transfer management portion coupled to the input memory~~
4 ~~portion and the data validity portion;~~
5 ~~a second memory and data transfer management portion coupled to the first memory and~~
6 ~~data transfer management portion;~~
7 ~~an output memory portion coupled to the input memory portion and the second memory~~
8 ~~and data transfer management portion;~~
9 ~~a data pattern management portion coupled to the second memory and data transfer~~
10 ~~management portion;~~
11 ~~a header format portion coupled to the output memory portion; and~~
12 ~~a data transmission portion coupled to the header format portion and the data pattern~~
13 ~~management portion.~~

14 32. — The electronic apparatus of claim 31 further comprising:
15 an output memory portion for receiving a portion of an incoming data packet
16 a data pattern management portion for managing an insertion of a data pattern into an
17 outgoing data packet by
18 selecting a first source value, a first destination value and a first time stamp from
19 the incoming data packet
20 setting a second source value to be the first destination value
21 setting a second destination value to be the first source value
22 setting a second time stamp to be the first time stamp

1 a header format portion for inserting the second source value, the second destination
2 value and the second time stamp into the outgoing data packet.

3 32. The electronic apparatus for determining a time delay for a round-trip transmission of data of
4 31 further comprising:

5 an incoming data portion comprising:

6 ~~the~~ a data reception portion; for receiving the incoming data packet;

7 ~~the~~ an input memory portion; for storing a portion of an incoming data packet;

8 ~~the~~ a data validity portion; and for validating the incoming data packet;

9 ~~the first memory and data transfer management portion; and~~

10 an outgoing data portion comprising:

11 ~~the second memory and data transfer management portion;~~

12 the output memory portion;

13 the data pattern management portion;

14 the header format portion; and

15 ~~the~~ a data transmission portion; for transmitting the outgoing data packet.

16 33.— The electronic apparatus for determining a time delay for a round-trip transmission of
17 claim data of 31 wherein:

18 ~~the input memory portion stores a portion of an incoming data packet;~~

19 ~~the first and second memory and data transfer management portions manage a transfer of~~

20 ~~the portion of~~ source value comprises a TCP source port for the incoming data packet from the

21 input memory portion to the output memory portion;

1 the first destination value comprises a TCP destination port for the incoming data packet
2 the second source value comprises a TCP source port for the outgoing data packet
3 ~~the data validity portion validates~~ second destination value comprises a TCP destination
4 port for the incoming data packet;
5 ~~the output memory portion receives the portion of the incoming data packet from the~~
6 ~~input memory portion;~~
7 ~~the data pattern management portion manages an insertion of a data pattern into an~~
8 ~~outgoing data packet; and,~~
9 ~~a header format portion inserts an IP source address, an IP destination address, a TCP~~
10 ~~source port, a TCP destination port, TCP flags, and a time stamp into the outgoing data packet.~~

11 34.— The electronic apparatus for determining a time delay for a round-trip transmission of
12 ~~claim data of 31 wherein:~~

13 ~~the input memory portion, the output memory portion, the first and second memory and~~
14 ~~data transfer management portions, the data validity portion, the data reception portion, the data~~
15 ~~transmission portion, the header format portion, and the data pattern management portion are~~
16 ~~located within a field-programmable gate array.~~

17 35.— The electronic apparatus for determining a time delay for a round-trip transmission of
18 ~~claim data of 31 further comprising: wherein~~

19 ~~a data pattern memory portion coupling the data pattern management portion to the data~~
20 ~~transmission portion is further for~~

1 ~~36. The electronic apparatus of claim 35 wherein:~~

2 ~~the data pattern memory portion is a dynamic random access memory.~~

3 ~~37. The electronic apparatus of claim 36 wherein:~~

4 ~~the input memory portion, the output memory portion, the first and second memory and~~
5 ~~data transfer management portions, the data validity portion, the data reception portion, the data~~
6 ~~transmission portion, the header format portion, and the data pattern management portion are~~
7 ~~located within a field programmable gate array.~~

~~METHOD OF DETERMINING TIME DELAY
FOR ROUND TRIP TRANSMISSION OF DATA AND
ELECTRONIC APPARATUS THEREFOR~~

~~Abstract of the Disclosure~~

selecting a first set of TCP flags from the incoming data packet

setting a second set of TCP flags to be the first set of TCP flags

the header format portion is further for inserting the second set of TCP flags into the outgoing data packet.

36. The electronic apparatus for determining a time delay for a round-trip transmission of data of 31 wherein:

the first source value comprises an IP source address for the incoming data packet

the first destination value comprises an IP destination address for the incoming data packet

the second source value comprises an IP source address for the outgoing data packet

the second destination value comprises an IP destination address for the outgoing data packet.

37. The electronic apparatus for determining a time delay for a round-trip transmission of data of 31 wherein:

38. A method of determining a time delay for a round-trip transmission of data includes comprising:

receiving a first data packet ~~having~~, the first data packet comprising
_____ a first IP-source address, value
_____ a first IP-destination address, a first TCP source port, a first TCP destination
port, and value
_____ a first time stamp indicating a first time when the first data packet was
transmitted. ~~The method continues by inserting the first IP destination address as a second IP~~
~~source address in a second data packet and by inserting the first IP source address as~~
preparing a second data packet, the second data packet comprising
_____ a second IP-destination address in the second data packet. Next, the method
~~proceeds by inserting the first TCP destination port as a second TCP source port in the~~
~~second data packet and by inserting the first TCP source port as value~~
_____ a second TCP-destination port in the second data packet. Then, the method
~~continues by inserting the first time stamp as value~~
_____ a second time stamp
setting the first destination value as the second source value in the second data packet
and by
setting the first source value as the second destination value in the second data packet
setting the first time stamp as the second time stamp in the second data packet
transmitting the second data packet.

~~An electronic apparatus for determining a time delay for a round-trip transmission of data~~
~~includes a data reception portion, an input memory portion coupled to the data reception~~

~~portion, a data validity portion coupled to the data reception portion, and a first memory and data transfer management portion coupled to the input memory portion and the data validity portion. The electronic apparatus further includes a second memory and data transfer management portion coupled to the first memory and data transfer management portion, an output memory portion coupled to the input memory portion and the second memory and data transfer management portion, and a data pattern management portion coupled to the second memory and data transfer management portion. The electronic apparatus additionally includes a header format portion coupled to the output memory portion and a data transmission portion coupled to the header format portion and the data pattern management portion.~~
39. The method of determining a time delay for a round-trip transmission of data of 38 further comprising validating the first destination value before inserting the first destination value, before inserting the first source value, and before transmitting the second data packet

40. The method of determining a time delay for a round-trip transmission of data of 38 further comprising:

transmitting the first data packet at a first time
receiving the second data packet at a second time
determining a difference between the first time in the second time stamp and the second time to establish the time delay for the round-trip transmission of data.

41. The method of determining a time delay for a round-trip transmission of data of 38 wherein

inserting the first destination value occurs while transmitting the second data packet

inserting the first source value occurs while transmitting the second data packet.

42. The method of determining a time delay for a round-trip transmission of data of 38 wherein inserting the first time stamp occurs while transmitting the second data packet.

43. The method of determining a time delay for a round-trip transmission of data of 38 further comprising

providing the first data packet to further comprise a first data pattern

inserting a second data pattern into the second data packet.

44. The method of determining a time delay for a round-trip transmission of data of 43 wherein inserting the second data pattern occurs while transmitting the second data packet.

45. The method of determining a time delay for a round-trip transmission of data of 38, wherein in the providing step, the first data packet further comprises a first TCP flag, the method further comprising inserting the first TCP flag as a second TCP flag into the second data packet.

46. An apparatus for determining a time delay for a round-trip transmission of data comprising:

means for receiving a first data packet, the first data packet comprising

_____ a first source value

_____ a first destination value

_____ a first time stamp indicating a first time when the first data packet was transmitted

means for preparing a second data packet comprising a second source value, a second destination value, a second time stamp

means for inserting the first destination value as the second source value in the second data packet

means for inserting the first source value as the second destination value in the second data packet

means for inserting the first time stamp as the second time stamp in the second data packet

means for transmitting the second data packet.

47. The apparatus for determining a time delay for a round-trip transmission of data of 46 further comprising:

means for transmitting the first data packet at a first time

means for receiving the second data packet at a second time

means for determining a difference between the first time in the second time stamp and the second time to establish the time delay for the round-trip transmission of data.

48. The apparatus for determining a time delay for a round-trip transmission of data of 46 further comprising means for validating the first destination value while receiving the first data packet, before inserting the first destination value, before inserting the first source value, and before transmitting the second data packet

49. The apparatus for determining a time delay for a round-trip transmission of data of 46 wherein

the means for inserting the first destination value operates concurrently with the means for transmitting the second data packet

the means for inserting the first source value operates concurrently with the means for transmitting the second data packet.

50. The apparatus for determining a time delay for a round-trip transmission of data of 46 wherein the means for inserting the first time stamp operates concurrently with the means for transmitting the second data packet.

51. The apparatus for determining a time delay for a round-trip transmission of data of 46, wherein the first data packet further comprises a first data pattern, the method further comprising means for inserting a second data pattern into the second data packet.

52. The apparatus for determining a time delay for a round-trip transmission of data of 51 wherein the means for inserting the second data pattern operates concurrently with the means for transmitting the second data packet.

53. The apparatus for determining a time delay for a round-trip transmission of data of 46, wherein the first data packet further comprises a first TCP flag, the apparatus further comprising means for inserting the first TCP flag as a second TCP flag into the second data packet.

54. The apparatus for determining a time delay for a round-trip transmission of data of 46 comprising a field programmable gate array.

ABSTRACT OF THE DISCLOSURE

Apparatus and methods of determining time delay for a round-trip transmission of data are disclosed. After receiving a data packet, a new data packet is transmitted with the destination and source addresses of the received packet swapped. Also, the transmitted packet has the TCP destination port and TCP source port of the received packet swapped. The transmitted packet has the same time stamp as the received packet.